CLAIMS

1	1.	A computer system comprising:
2		a plurality of processing devices;
3		at least one memory resource shared by the plurality of processing
4		devices;
5		a memory controller, coupled to the plurality of processing devices and to
6		the shared memory resources, to synchronize the access of shared data stored
7		within the data resource by the plurality of processing devices and to override
8		synchronization among the plurality of devices upon notice that a prior
9		synchronization event has occurred or the memory resource is not to be shared
10	٠	by other processing devices.
1	2.	The apparatus according to claim 1 wherein the plurality of processing devices
2		comprise at least one central processing unit.
1	3.	The apparatus according to claim 1 wherein the memory resource is a page
2		frame memory.
1	4.	The apparatus according to claim 1 wherein synchronization occurs after a
2		translation buffer error.
1	5.	The apparatus according to claim 1 wherein the memory control comprises an
2		issue slot for each device to manage the instructions give each of the plurality of
3		processing devices.
1	6.	A method for managing memory synchronization in a computer system having
2		multiple devices sharing memory resources, comprising the steps of:

3		determining whether a memory element within the memory resource has
4		changed;
5		determining whether a memory synchronization event has occurred
6		among the multiple devices;
7		synchronizing the multiple devices if no synchronization event has
8		occurred.
1	7.	The method of claim 6 further comprising the step of:
2		determining whether the memory resource is to be shared with more than
3		one of the multiple devices;
4		preventing synchronizing of the memory resource with the multiple
5		devices if the memory resource is not to be shared.
1	8.	The method of claim 6 wherein the memory resource comprises a page
2		frame memory.
1	9.	The method of claim 6 wherein step a comprises:
2		determining the occurrence of a translation buffer error.
1	10.	The method of claim 6 further comprising the step of:
2		generating an issue slot for each device to manage instructions given
3		each of the plurality devices and to observe the change of a memory element
4		and the need for a memory synchronization determination.
1	11.	A computer program product implemented on a computer system, the computer
2		program product having computer useable code to manage memory
3		synchronization in the computer system having multiple devices sharing memory
4		resources, comprising:

5		computer program code to determine whether a memory element within
6		the memory resource has changed;
7		computer program code to determine whether a memory synchronization
8		event has occurred among the multiple devices;
9		computer program code to synchronize the multiple devices if no
. 10		synchronization event has occurred.
1	12.	The computer program product of claim 11 further comprising:
2		computer program code to determine whether the memory resource is to
3		be shared with more than one of the multiple devices;
4		computer program code to prevent synchronizing of the memory resource
5		with the multiple devices if the memory resource is not to be shared.
1	13.	The computer program product of 11 wherein the memory resource comprises a
2		page frame memory.
1	14.	The computer program product of claim 11 further comprising computer program
2		code to determine the occurrence of a translation buffer error.
1	15.	The computer program product of claim 11 further comprising computer program
2		code to generate an issue slot for each device to manage instructions given each
3		of the plurality devices and to observe the change of a memory element and the
4		need for a memory synchronization determination.
1	16.	A shared memory apparatus for use in a distributed computer system
2		comprising:
3		at least one memory resource shared by a plurality of processing devices
Δ		within the distributed computer system; and

5		a memory controller, coupled to the plurality of processing devices and to
6		the shared memory resources, to synchronize the access of shared data stored
7		within the data resource by the plurality of processing devices and to override
8		synchronization among the plurality of devices upon notice that a prior
9		synchronization event has occurred or the memory resource is not to be shared
10		by other processing devices.
1	17.	The apparatus according to claim 16 wherein the plurality of processing devices

- comprise at least one central processing unit. 2
- 18. The apparatus according to claim 16 wherein the memory resource is a page 1 2 frame memory.
- 19. The apparatus according to claim 16 wherein synchronization occurs after a 2 translation buffer error.
- The apparatus according to claim 16 wherein the memory control comprises an 20. 1 2 issue slot for each device to manage the instructions give each of the plurality of 3 processing devices.
- 21. A computer system comprising: 1

7

8

- a plurality of processing devices; 2
- a system bus coupling each of the plurality of processing devices one with 3 another; 4
- a video system, coupled to at least one of the plurality of processing 5 devices; 6
 - at least one memory resource coupled to the system bus and shared by the plurality of processing devices;

a memory controller, coupled to the plurality of processing devices and to the shared memory resources, to synchronize the access of shared data stored within the data resource by the plurality of processing devices and to override synchronization among the plurality of devices upon notice that a prior synchronization event has occurred or the memory resource is not to be shared by other processing devices.

9

10

11

12

13

14

- 1 22. The apparatus according to claim 21 wherein the plurality of processing devices comprise at least one central processing unit.
- 1 23. The apparatus according to claim 21 wherein the memory resource is a page frame memory.
- 1 24. The apparatus according to claim 21 wherein synchronization occurs after a translation buffer error.
- The apparatus according to claim 21 wherein the memory control comprises an issue slot for each device to manage the instructions give each of the plurality of processing devices.